In the last years the polyphase IIR structures proved themselves very attractive for very high performance filters that can be designed using very few coefficients. This combined with their little sensitivity to coefficient quantization in comparison to standard FIR and IIR structures makes them very applicable for very fast filtering when implemented in fixed point arithmetic. However, although the mathematical description is very simple, there exist a number of ways to implement such filters. In this paper we take all these different implementation structures and analyze the rounding noise originating fiom the limited arithmetic wordlength of the mathematical operators and check the intemal data growth within the structure. These analysis need to be done to ensure that the performance of the implementation would match the performance of the theoretical design.
INTRODUCTION
One of the important implementation issues, which have to be considered during the design of the architecture for any type of filter, is the storage requirement for the intemal calculations. The size of the memory has to be such that it does not cause the loss of precision due to rounding effects of the results of intemal multiplications and summations. It happens very often, especially for IIR filters having a feedback loop, that even if input and output samples are limited to unity and are represented with w-bits the intemal values might have values well above one (even infinitely large values for unity allpass coefficient) and require much more bits than w in order to provide a reliable output. Additionally, there may be a big difference between internal values. The result of one summation can be below unity, the output of the other one may be very large. This makes for many problems in the implementation, as it would require varying the position of the decimal point.
FIGURE 1. GENERAL POLVPHASE S T R U C T U~
The general polyphase IIR structure [1] [2] is given in Figure 1 and described by (la). It incorporates Nth-order allpass sub-filters, A&), described by (lb) that can be implemented both in floatingpoint and in fixed-point arithmetic using any combination of structures shown in Figure 2 . Because of the small number of calculations required per filter order and very high performance, such a structure is very attractive for fixed-point implementation like for decimation filters for high accuracy A/D Converters [3]. It is advantageous over the floating-point one in terms of calculation speed, area on the integrated circuit and the total power consumption. The disadvantage is that fixed-point implementation is subject to such effects as quantization noise, caused by quantizing the result of multiplications and summations to the intemal arithmetic wordlength, and limit-cycle oscillations (repetitive flipping of the least SibQificant bits) caused by the chosen quantization scheme.
The effect of the quantization noise can be decreased at the time of the filter coefticient design. For example for the lowpass filter design the coefficients have to be designed to decreasing the passband ripples and increase the stopband attenuation by the amplitude of the estimated quantization noise. This would remove the effects of the arithmetic quantization. It will be shown later in this paper how this noise characteristic can be determined, assessed and applied in the filter design. The second quantization effect can be limited by the appropriate selection of the quantization schemes and the choice of the intemal arithmetic wordlength.
Using any type of fixed-point binary arithmetic with a uniform quantization step size, whether it is signed binary one or two's complement one, will cause errors due to product quantization and due to register overflow after additions. In the filtering operation, where a number of multiplications and additions are made, the error will accumulate causing in the most drastic cases wrong filtering results. Therefore proper care has to be taken to avoid or minimize the effect of the arithmetic quantization error.
The error due to product quantization is caused by the fact that that the product of NI-bit and N2-bit fixed-point numbers will require N1+N2+I bits to store the result. In the digital filtering implementation the signal values are multiplied with the filter coeflkients and the result is usually constrained back to the original signal wordlength. It is not feasible to allow the increase in the number of bits at every product calculation, especially when a recursive filter structure is used, as the wordlength would keep growing too rapidly towards infinity after successive multiplications. The product quantization can be modeled as an additive disturbance:
Where Qt.1 denotes the quantization operation on the argument signal and e(n) is the disturbance due to quantization. There are a number of different quantization schemes: truncate, round to infinity, round to zero, round and convergent round. These differ in DC offset (bias) and number of loss bits to consider, different for two 's-complement (TC) Rounding to zero retums the nearest integer value to the original value between zero and that value (truncates towards zero). For example both 0.9 and -0.9 will be rounded to zero.
Rounding returns the nearest integer value to the original one. If the original value is exactly between halfway between two integers then the one closer to plus infinity will be returned. For example 1.5 becomes 2 and -1.5 becomes -2.
Rounding to plus infinity returns the nearest integer value to the original value (truncates towards plus infinity), i.e. 2.2 becomes 3 and -2.9 becomes -2.
Truncating retums the nearest smallest integer value to the original value (truncates towards minus infinity). For example -1.4 becomes -2 and 1.7 becomes 1, Convergent rounding returns the nearest integer value to the original value. If the original value is exactly halfway between two integers then the "even" integer will be returned (LSB is zero). For example 2.5 becomes 2 and 3.5 become 4. It is similar to rounding except the case when the original value is exactly halfway between two integers. For lowpass filtering operation the important factor, which must be properly taken care of, is the DC bias. There are only two quantization schemes, which are DC bias free, round-to-zero and convergent-round. This is due to the results of the quantization rounded up and down with, statistically, equal probability. Therefore these are the only schemes applicable for the lowpass polyphase filters.
PEAK GAINS ALONG ALLPASS FILTER S~U C T U R E S
When looking at the whole structure of the polyphase filter in Figure 1 , it can be seen that it does not have any feedback. The block, which makes the polyphase structure, an IIR one, creating local feedback loops, is the allpass filter A,(z). Here the assumption has to be made that the input of the whole polyphase filter is limited to unity. This is a practical assumption as in most of the cases signals are less than or equal unity, such as the output of the singleloop ZA modulator. Even if the input signal is not limited to unity the decimal point can be adjusted before feeding the signal into the filter and moved back to the original position at the filter output. Such an approach simplifies the analysis of both values of the intemal calculation and assessment of the quantization noise.
When the input signal is limited to unity then the output of the allpass filter is also limited to unity. Therefore the summation of two such filters would require one extra bit to represent the result of the addition without loss of precision. As the result of the summation is divided by two (one-bit shift operations) there is no need to adjust the position of the decimal point. It is different for the case of the allpass filter.
There are four different ways of implementing the Mh-order allpass filter, as shown in Figure 2 . They differ in terms of the number of summations and multiplications as well as the arrangement of its numerator and denominator parts -which one is first and which one is second. There is one more difference in the value of the results of the intemal multiplications and summations, which influences the memory size requirements. These results are dependent not only on the value of the allpass coefficient, but also on the frequency of the input signal. In order to assess how big the intemal valu: may become, Transfer Functions of Internal Calculations (TFIC) have to be determined for each allpass filter structure between the input of the filter (limited to unity) and the input to each of the delayers (implemented as a memory). In other words this has to be done for outputs of each adder and multiplier. For such an analysis the quantization does not have any significant effect and therefore has not been considered. The transfer hnctions in question have been determined for all the allpass filter structures and are shown in Figure 2 together with the corresponding magnitude responses. These plots clearly illustrate how only one structure (surrounded with double lines) has TFIC magnitude responses limited to a real value of two for any frequency and independent of the coefficient value. All the other ones are peaking at half-Nyquist (v=0.25) to very large numbers. This means for such structures that, if the input signal has frequency components close to half-Nyquist, then the results of the intemal multiplication and summations may well have very large values, causing problems with the position of the decimal point or inaccuracy of the final result.
The verification of the theoretical analysis has been done in Simulinkm by applying various input signals with amplitude limited to unity: single tones at various frequencies, impulse, wideband signals as well as noise sources and speech. The simulation results matched the theory. The maximum values at the points of interest were below limits given in Figure 2 , derived for impulse input.
Only one structure, in the Numerator-Denominator (N-D) arrangement, does not suffer from such effects. For the DC, halfNyquist and Nyquist frequencies the memory needs to store zeros.
The maximum values are for two frequencies: v=0.125 and v=0.375.
This can be taken care of by increasing the size of the memory by one additional integer guard bit. The added advantage of the selected structure is that it is attractive for cascading a number of such allpass structures together to create higher-order allpass filters, when the lowpass polyphase structure requires more than one coefficient per branch. For such a case one of the delayers can be shared between allpass sections as in shown below. 
QUANTIZATION NOISE IN POLYPHASE IIR FILTERS DUE TO

FIXED-POINT ARITHMETIC
In the polyphase filter, like in any other filter, quantization has to be performed on the result of any arithmetic operation. This is because any such operation requires more bits to represent the result than is required for each of the operands. If the wordlength were always to be adjusted to store the data in the full precision, this would be impractical, as there would be soon too many bits required being able to store them in the available memory. Therefore the wordlength of the intemal data, w,, has to be chosen and the result of any arithmetic operation has to be constrained back to w, using the quantization scheme chosen from the ones shown in the previous section, as appropriate for the given application.
The quantization operation causes the disturbance to the result of the arithmetic operation. For normal filtering operations, such a quantization disturbance can usually be successfully considered as white noise and modeled as an additive noise source at the point of the arithmetic operation with the quantization step equal to the LSB of the intemal data, LSB=2". Certainly this is not a case for zerovalued or constant input signals.
However, modeling the quantization has -in most of the cases -the purpose of determining the maximum noise disturbance in the system. Hence, even if the additive quantization noise model gives overestimated values of the noise for very specific signals, this fact does not decrease the usefulness of the approach. After the shape of the quantization Noise Power Density Spectrum (NPDS) is found it can be used to find the regions that might cause problems with stability. It allows also estimating the required input signal scaling to avoid overloading and specify the required intemal arithmetic wordlength for the given noise performance. The standard methods of estimating the maximum signal level at a given node are L1-norm (modulus of the impulse response -worst case scenario), LZ-norm (statistical meansquare signal level) and L--norm (in frequency domain giving the effect of the input spectral shaping) commonly used for estimating the maximum signal levels at the filter nodes. Their mathematical definition can be found in [5] . All these norms can be easily estimated for the given node from the shape of the noise power density spectrum.
The quantization noise injected at each adder and multiplier, originally spectrally flat, is shaped by the noise transfer function, HN(z), calculated from the output of the filter to the input of each of the noise sources, i.e. to the output of each of the arithmetic operators. These transfer functions have been calculated for all the allpass filter structures from Figure 2 and are shown in The power spectral density of the quantization noise at the output of the allpass filter is shown in Figure 6 for the assumption that the result of each summation and each multiplication is afterwards constrained to the same arithmetic wordlength, w,. The results show that all structures perform in a way very distinct from the other ones. Structure (a) has the best performance at DC and Nyquist (v=0.5) where the spectral density spectrum falls towards minus infinity. Its two maxima are symmetric about ~0 . 2 5 and independent of the coefficient value. The peaks are distant from v=0.25 for small coefficient values and approaches it as the coefficient increases. Structure @) has uniform noise spectral distribution as all the arithmetic operations are either at the filter input -then noise is shaped by the allpass characteristic of the whole filter -or at its output. Structure (d) has also a minimum at v=0.25. Its average noise power level decreases as the value of the allpass coefficient increases. Structure (c), the best from the point of view of the required guard bits, has its maximum at v=0.25 going towards infinity for coefficient value approaching one. Even so, it has the lowest average noise power from all the structures. When considering also its advantage in terms of the number of required guard bits and ease of cascading a number of them into higher order allpass filters, it should be the preferable one for most applications. The NPDS of the quantization noise at the output of the polyphase structure can be calculated as the sum of the NPSD at the output of all allpass filters in the filter scaled by the UN factor, N being the number of paths. If the filter is cascaded with another filter, the NPSD of the first one will also be shaped by the square of the magnitude of the second filter.
The simulation setup has been done in Simulinkm to verify both the correctness of the theoretical equations by applying the white noise sources instead of quantization and by performing the quantization after addition and multiplication (rounding and truncating) to verify the shaping of the quantization noise and its level. This has been done both for real-life signals and white input noise sources. The median of the quantization noise was very close to the shaping functions from Figure 5 . It was also clear that the quantization "noise" differs from the assumed white noise character, but the approximation still holds with accuracy of around 5-10% depending on the structure of the input signal.
The arithmetic quantization noise certainly decreases the accuracy of the filter output. The value of the arithmetic wordlength has to be chosen such that the quantization noise power is smaller than the stopband attenuation of the filter and the stopband ripples. In certain cases the design requirements have to be made more stringent to allow some unavoidable distraction due to the arithmetic wordlength effects. For the case of the decimation filter for the XA based A/D converters the quantization noise adds to the one originating from the modulator. In such a case each stage of the decimator has to be designed so that it filters out this noise as well.
CONCLUSIONS
In this paper we have presented the analysis of the N-path polyphase IIR structure in view of its application for fixed-point implementation. We have shown the different ways of implementing the allpass filters that are the only recursive elements in the structure and therefore very sensitive to intemal buffer overflows. We identified the structure from Figure 2 (c) to be the best for full band filtering. Any other structure can. be also used, but their usefulness is limited to signals having no spectral components at 0.25 of the sampling frequency and its closest vicinity. Otherwise the intemal buffer overflow may occur. The same structure (b) performs also very in terms of the quantization noise injection. Even that it peaks in its transition band; it has the lowest injection in the filter passband and stopband, in the parts of the filter that are the most important. In most of the cases the transition band is not that important anyway. If the noise performance is important in the transition band of the filter then the structure (a) could be a choice. In such a case the noise has its minimum in the transition band as well as at DC and at half sampling frequency. If it is preferable to have the same noise injection throughout the frequency range then structure (b) could be the choice.
